

IN THE CLAIMS:

All pending claims are set forth below. Cancelled and withdrawn claims are indicated with claim number and status only. The claims as listed below show added text with underlining and deleted text with ~~strike through~~. The status of each claim is indicated with one of (original), (previously presented), (cancelled), (withdrawn), (new), (not entered).

Please AMEND claims 39-40 in accordance with the following:

1. (PREVIOUSLY PRESENTED) Digital circuitry, operative repetitively to perform a series of processing cycles, comprising:

an input signal processing circuit performing, in each cycle, a predetermined processing operation on one or more input signal(s) received by the digital circuitry to derive therefrom one or more first signal(s), said predetermined processing operation being commenced in response to a first clock signal;

a first clocked element receiving said one or more first signal(s) and a second clock signal, and producing one or more second signal(s), said first clocked element being switchable by said second clock signal between a first responsive state, in which the first clocked element changes said one or more second signal(s) in response to a change in said one or more first signal(s), and a first non-responsive state in which no change in said one or more second signal(s) occurs;

a second clocked element receiving said one or more second signal(s) and a third clock signal, and producing one or more output signal(s) of said digital circuitry, said second clocked element being switchable by said third clock signal between a second responsive state, in which the second clocked element changes said one or more output signal(s) in response to a change in said one or more second signal(s), and a second non-responsive state in which no change in said one or more output signal(s) occurs; and

clock generating circuitry generating the second and third clock signals from the first clock signal, the second clock signal being delayed relative to the first clock signal by a preselected delay time and said third clock signal being delayed relative to the first clock signal by less than said preselected delay time such that in each cycle the first clocked element enters said first non-responsive state before the end of said predetermined processing operation, and said second clocked element enters said second responsive state when the first clocked element is in said first non-responsive state.

2. (PREVIOUSLY PRESENTED) ^{the} Digital circuitry as claimed in claim 1, wherein said third clock signal has no substantial delay relative to said first clock signal.

3. (PREVIOUSLY PRESENTED) ^{the} Digital circuitry as claimed in claim 1, wherein said preselected delay time is chosen such that said first clocked element enters said first non-responsive state at least a predetermined hold time before an end of said predetermined processing operation, which predetermined hold time is the minimum period for which the one or more first signal(s) must remain stable after the first clocked element enters said first non-responsive state.

4. (PREVIOUSLY PRESENTED) ^{the} Digital circuitry as claimed in claim 1, wherein a predetermined ³enabling change in said generated third clock signal enabling the second clocked element to change from said second non-responsive state to said second responsive state, and said predetermined enabling change occurs substantially simultaneously with a first change in said first clock signal.

B1
Cont

5. (PREVIOUSLY PRESENTED) ^{the} Digital circuitry as claimed in claim 4, wherein said first change in the first clock signal is a predetermined enabling change enabling said ^{In said first clock signal} predetermined processing operation to commence.

6. (PREVIOUSLY PRESENTED) ^{the} Digital circuitry as claimed in claim 4, wherein a predetermined ³disabling change in the third clock signal, enabling the second clocked element to change from said second responsive state to said second non-responsive state, is delayed relative to a second change in the first clock signal.

7. (PREVIOUSLY PRESENTED) ^{the} Digital circuitry as claimed in claim 6, wherein the clock generating circuitry comprises :

a delay element delaying the first clock signal to produce a delayed version thereof; and

a logic element logically combining the first clock signal with ^{the} a delayed version thereof such that said ^{predetermined} enabling change in the third clock signal occurs substantially simultaneously with ^{predetermined} said enabling change in said first clock signal, and said ^{predetermined} disabling change in the third clock signal occurs substantially simultaneously with a change in said delayed version of the first clock signal.

8. (PREVIOUSLY PRESENTED) ^{the} Digital circuitry as claimed in claim 7, wherein said clock generating circuitry further comprises:

a include delay balancing element connected between said delay element and said first clocked element receiving said delayed version of the first clock signal and deriving therefrom said second clock signal;

the delay balancing element having a first propagation delay between said change in the delayed version of the first clock signal and a predetermined enabling change in said second clock signal that causes the first clocked element to change from said first non-responsive state to said first responsive state;

said logic element having a second propagation delay between said change in ^{the} said delayed version of the first clock signal and said disabling change in the third clock signal; and

said first propagation delay being substantially equal to said second propagation delay.

9. (PREVIOUSLY PRESENTED) ^{the} Digital circuitry as claimed in claim 1, wherein said input signal processing circuit comprises:

a third clocked element receiving said one or more input signal(s) and said first clock signal, and producing one or more basic clock signal(s), said third clocked element being switchable by said first clock signal between a third responsive state, in which said third clocked element changes said one or more basic clock signal(s) in response to a change in said one or more input signal(s), and a third non-responsive state in which no change in said one or more basic clock signal(s) occurs; and

^a signal processing circuitry processing said one or more first signal(s) from said one or more ~~changed and unchanged~~ basic clock signal(s). and ^{said one or more basic signal}

10. (PREVIOUSLY PRESENTED) ^{the} Digital circuitry as claimed in claim 1, wherein said first clocked element comprises a D-type latch element.

11. (PREVIOUSLY PRESENTED) ^{the} Digital circuitry as claimed in claim 1, wherein said second clocked element comprises a transparent half-latch element.

12. (PREVIOUSLY PRESENTED) ^{the} Digital circuitry as claimed in claim 1, least one of said one or more first signal(s) and said one or more second signal(s), said one or more first signal(s) and said one or more output signal(s), ^{or} and said one or more second signal(s) and said one or more output signal(s) is/are a complementary signal pair.

13. (PREVIOUSLY PRESENTED) Digital circuitry as claimed in claim 1, wherein the or each at least one of the said one or more first signal(s), and said one or more second signal(s), and said one or more output signal(s) is a thermometer-coded signal.

14. (PREVIOUSLY PRESENTED) Digital circuitry as claimed in claim 1, further including power supply circuitry supplying power to said second clocked element independently from that supplied to at least another part of said digital circuitry.

15. (PREVIOUSLY PRESENTED) Digital circuitry as claimed in claim 1, including a plurality of individual circuit units, each circuit unit including ~~such~~ an input signal processing circuit and such a first clocked element and such a second clocked element.

BI cont
16. (PREVIOUSLY PRESENTED) Digital circuitry as claimed in claim 15, wherein the clock generating circuitry comprises:

a global clock generator provided in common for all said ^{individual} circuit units and operable to produce a basic clock signal; and

a plurality of local clock drivers, each said local clock driver corresponding to one or more of said [✓] circuit unit(s), and each said local clock driver ^{being} connected to the global clock generator for receiving therefrom said basic clock signal and being operable to derive therefrom said third clock signal for application to said second clocked circuit in each of its said one or more corresponding circuit unit(s).

17. (original) Digital circuitry as claimed in claim 16, wherein each said circuit unit has its own individually-corresponding one of said local clock drivers.

18. (PREVIOUSLY PRESENTED) Digital circuitry as claimed in claim 16, wherein said global clock generator is operable to produce said basic clock signal and a complementary basic clock signal, wherein both said basic clock signal and said complementary basic clock signals are applied in common to all of said local clock drivers of said plurality.

19. (PREVIOUSLY PRESENTED) Digital circuitry as claimed in claim 15, having at least two power supplies for the plurality of circuit units, each said power supply corresponding to one or more of said circuit unit(s) and supplying power to a predetermined part of its said one or more corresponding circuit unit(s), said digital circuitry further comprising a power supply decoupling circuit decoupling said at least two power supplies from one another .

✓ 20. (PREVIOUSLY PRESENTED) Digital circuitry as claimed in claim 19, wherein each said circuit unit has its own individually-corresponding one of said at least two power supplies, and said power supply decoupling circuit decouples the power supply of said predetermined part of each said circuit unit from that of each other one of the one or more circuit unit(s).

21. (PREVIOUSLY PRESENTED) Digital circuitry as claimed in claim 19, wherein said predetermined part of said circuit unit includes said second clocked element .

BI
Cont 22. (PREVIOUSLY PRESENTED) Digital circuitry as claimed in claim 17, having at least two power supplies for the plurality of circuit units, each said power supply corresponding to one or more of said circuit unit(s) and supplying power to a predetermined part of its said one or more corresponding circuit unit(s), said digital circuitry further comprising:

a power supply decoupling circuit decouplings said at least two power supplies from one another ;

wherein said predetermined part of said circuit unit includes said second clocked element > and said local clock driver of the circuit unit.←

23. (PREVIOUSLY PRESENTED) Mixed-signal circuitry, including:
digital circuitry, operative repetitively to perform a series of processing cycles, comprising:

an input signal processing circuit performing , in each cycle, a predetermined processing operation on one or more input signal(s) received by the digital circuitry to derive therefrom one or more first signal(s), said predetermined processing operation being commenced in response to a first clock signal,

a first clocked element receiving said one or more first signal(s) and a second clock signal, and producing one or more second signal(s), said first clocked element being switchable by said second clock signal between a first responsive state, in which the first clocked element changes said one or more second signal(s) in response to a change in said one or more first

signal(s), and a first non-responsive state in which no change in said one or more second signal(s) occurs,

a second clocked element receiving said one or more second signal(s) and a third clock signal, and producing one or more output signal(s) of said digital circuitry, said second clocked element being switchable by said third clock signal between a second responsive state, in which the second clocked element changes said one or more output signal(s) in response to a change in said one or more second signal(s) to change one or more output signal(s) of the circuitry, and a second non-responsive state in which no change in said one or more output signal(s) occurs, and

clock generating circuitry generating the second and third clock signals from the first clock signal, the second clock signal being delayed relative to the first clock signal by a preselected delay time and said third clock signal being delayed relative to the first clock signal by less than said preselected delay time such that in each cycle the first clocked element enters said first non-responsive state before the end of said predetermined processing operation, and said second clocked element enters said second responsive state when the first clocked element is in said first non-responsive state; and

analog circuitry connected to said digital circuitry for receiving therefrom said one or more output signal(s) and operable to produce one or more analog signal(s) in dependence upon the received one or more output signal(s).

24. (original) Mixed-signal circuitry as claimed in claim 23, including a digital-to-analog converter.

25. (PREVIOUSLY PRESENTED) Mixed-signal circuitry as claimed in claim 23, wherein the analog circuitry further comprises:

a plurality of current sources or current sinks sourcing or sinking respective currents, and a plurality of switch circuits, connected to the plurality of current sources or current sinks switching said currents selectively in dependence upon said one or more output signal(s) so as to produce said one or more analog signal(s).

26. (PREVIOUSLY PRESENTED) Mixed-signal circuitry as claimed in claim 23, wherein said digital circuitry further comprises:

power supply circuitry supplying power to a first part of said digital circuitry independently from that supplied to at least a second part of said digital circuitry,

wherein said first part of said digital circuitry is the second clocked element, and wherein said power supply circuitry also supplies power to said analog circuitry independently of the power supplied to (the or each) said second clocked means first part and to said second part of the digital circuitry. 7

27. (PREVIOUSLY PRESENTED) A digital circuit, comprising:
an input signal processing circuit clocked by a first clock signal, inputting one or more first signal(s), and performing a predetermined processing operation on the first signal(s);
a first latch circuit clocked by a second clock signal, and inputting an output signal from the input signal processing circuit;
a second latch circuit clocked by a third clock signal, and inputting an output signal from the first latch circuit; and
a clock generating circuit generating the second and third clock signals from the first clock signal, the second clock signal being delayed relative to the first clock signal by a predetermined delay time, and a rising edge of the third clock signal occurring at substantially the same time as a rising edge of the first clock signal, and a falling edge of the third clock signal occurring at substantially the same time as a rising edge of the second clock signal.

28. (PREVIOUSLY PRESENTED) The digital circuit as claimed in claim 27, wherein the clock generating circuit comprises:
a delay element delaying the first clock signal to produce a delayed version thereof, and
a logic element logically combining the first clock signal with the delayed version thereof such that an enabling change in the third clock signal occurs substantially simultaneously with an enabling change in the first clock signal, and a disabling change in the third clock signal occurs substantially simultaneously with a change in the delayed version of the first clock signal.

29. (PREVIOUSLY PRESENTED) The digital circuit as claimed in claim 28, wherein said clock generating circuit further comprises:
a delay balancing element connected between said delay element and said first latch circuit receiving said delayed version of the first clock signal and deriving therefrom said second clock signal,
the delay balancing element having a first propagation delay between said

change in the delayed version of the first clock signal and a predetermined enabling change in said second clock signal enabling the first latch circuit to change from a non-responsive state to a responsive state,

said logic element having a second propagation delay between said change in said delayed version of the first clock signal and said disabling change in the third clock signal, and

said first propagation delay being substantially equal to said second propagation delay.

30. (PREVIOUSLY PRESENTED) A digital circuit, comprising:
an input signal processing circuit clocked by a first clock signal, inputting one or more first signal(s), and performing a predetermined processing operation on the first signal(s);
a first latch circuit clocked by a second clock signal, and inputting an output signal from the input signal processing circuit;
a second latch circuit clocked by a third clock signal, and inputting an output signal from the first latch circuit; and
a clock generating circuit generating the second and third clock signals from the first clock signal, the second clock signal being delayed relative to the first clock signal by a predetermined delay time, and a rising edge of the third clock signal occurring at substantially a same time as a rising edge of the first clock signal and enabling the second latch circuit to enter a responsive state during a non-responsive state of the first latch circuit.

31. (PREVIOUSLY PRESENTED) The digital circuit as claimed in claim 30, wherein the clock generating circuit comprises:

a delay element delaying the first clock signal to produce a delayed version thereof, and

a logic element logically combining the first clock signal with a delayed version thereof such that an enabling change in the third clock signal occurs substantially simultaneously with an enabling change in the first clock signal, and a disabling change in the third clock signal occurs substantially simultaneously with a change in the delayed version of the first clock signal.

32. (PREVIOUSLY PRESENTED) The digital circuit as claimed in claim 31, wherein said clock generating circuit further comprises:

a delay balancing element connected between said delay element and said first latch circuit receiving said delayed version of the first clock signal and deriving therefrom said second clock signal, and

the delay balancing element having a first propagation delay between said change in the delayed version of the first clock signal and a predetermined enabling change in said second clock signal causing the first latch circuit to change from a non-responsive state to a responsive state,

said logic element having a second propagation delay between said change in said delayed version of the first clock signal and said disabling change in the third clock signal, and

said first propagation delay being substantially equal to said second propagation delay.

B1
Cont

33. (PREVIOUSLY PRESENTED) A digital-analog converter circuit, comprising:
a digital circuit to perform a series of processing cycles, comprising:

an input signal processing circuit clocked by a first clock signal, inputting one or more first signal(s), performing a predetermined processing operation of the one or more first signal(s), and outputting a first output signal,

a first latch circuit clocked by a second clock signal, inputting the first output signal, and
(outputting a second output signal,)

a second latch circuit clocked by a third clock signal, and inputting the output signal from the first latch circuit, and

a clock generating circuit generating second and the third clock signals from the first clock signal,

the second clock signal being delayed relative to the first clock signal by a predetermined delay time, and a rising edge of the third clock signal edge occurring at substantially the same time as a rising edge of the first clock signal and a falling edge of the third clock signal occurring at substantially the same time as a rising edge of the second clock signal; and

an analog circuit connected to said digital circuit receiving therefrom said one or more output signal(s) and operable to produce one or more analog signal(s) in dependence upon one or more output signal(s).

34. (PREVIOUSLY PRESENTED) The digital-analog converter circuit as claimed in claim 33, wherein the clock generating circuit comprises:

a delay element delaying the first clock signal to produce a delayed version thereof, and
a logic element logically combining the first clock signal with ^{the} a delayed version thereof such that an enabling change in the third clock signal occurs substantially simultaneously with an enabling change in the first clock signal, and a disabling change in the third clock signal occurs substantially simultaneously with a change in the delayed version of the first clock signal.

35. (PREVIOUSLY PRESENTED) The digital-analog converter circuit as claimed in claim 34, wherein said clock generating circuit further comprises:

a delay balancing element connected between said delay element and said first clocked element receiving said delayed version of the first clock signal and deriving therefrom said second clock signal,

the delay balancing element having a first propagation delay between said change in the delayed version of the first clock signal and a predetermined enabling change in said second clock signal causing the first clocked element to change from a first non-responsive state to a first responsive state,

said logic element having a second propagation delay between said change in said delayed version of the first clock signal and said disabling change in the third clock signal, and

said first propagation delay being substantially equal to said second propagation delay.

36. (PREVIOUSLY PRESENTED) A digital-analog converter circuit, comprising:

a digital circuit to perform a series of processing cycles, comprising:

an input signal processing circuit clocked by a first clock signal, inputting one or more first signal(s), and performing a predetermined processing operation on the first signal(s), and outputting a first output signal,

a first latch circuit clocked by a second clock signal and inputting the first output signal, ^{or} ~~out~~ 2nd signal

a second latch circuit clocked by a third clock signal and inputting an output signal from the first latch circuit, and

a clock generating circuit generating the second and third clock signals from the

first clock signal, the second clock signal being delayed relative to the first clock signal by a predetermined delay time, a rising edge of the third clock signal without a substantial delay time relative to a rising edge of the first clock signal or with a shorter delay time than the delay time of the second clock signal and making the second latch circuit enter a responsive state during a non-responsive state of the first latch circuit; and

an analog circuit connected to said digital circuit receiving therefrom said one or more output signal(s) to produce one or more analog signal(s) in dependence upon one or more output signal(s).

37. (PREVIOUSLY PRESENTED) The digital-analog converter circuit as claimed in claim 36, wherein the clock generating circuit comprises:

a delay element delaying the first clock signal to produce a delayed version thereof, and

a logic element logically combining the first clock signal with ^{the} ~~a~~ delayed version thereof such that an enabling change in the third clock signal occurs substantially simultaneously with an enabling change in the first clock signal, and a disabling change in the third clock signal is substantially simultaneous with a change in the delayed version of the first clock signal.

38. (PREVIOUSLY PRESENTED) The digital-analog converter circuit as claimed in claim 37, wherein said clock generating circuit further comprises:

a delay balancing element connected between said delay element and said first clocked element for receiving said delayed version of the first clock signal and for deriving therefrom said second clock signal,

the delay balancing element having a first propagation delay between said change in the delayed version of the first clock signal and a predetermined enabling change in said second clock signal that causes the first clocked element to change from a first non-responsive state to a first responsive state,

said logic element having a second propagation delay between said change in said delayed version of the first clock signal and said disabling change in the third clock signal,

said first propagation delay being substantially equal to said second propagation delay.

39. (CURRENTLY AMENDED) A digital circuit, comprising:

a ~~digital~~ data input circuit receiving a plurality of digital data signals in response to a first clock signal;

a delay element receiving the first clock signal and outputting a delayed clock signal;

a clock generating circuit receiving the first clock signal and generating a second clock signal, produced from the delayed clock signal, and a third clock signal, produced from the first clock signal and the delayed clock signal;

a first latch circuit, coupled to the digital input circuit, receiving the output signal from the digital input circuit in response to the second clock signal; and

a second latch circuit, coupled to the first latch circuit, receiving the output signal from the first latch circuit in response to the third clock signal.

40. (CURRENTLY AMENDED) A digital-analog converter circuit, comprising:

a digital circuit performing a series of processing cycles, comprising:

a digital input circuit receiving a plurality of digital signals in response to a first clock signal,

a delay element receiving the first clock signal and outputting a delayed clock signal,

a clock generating circuit receiving the first clock signal and generating a second clock signal, produced from the delayed clock signal, and a third clock signal, produced from the first clock signal and the delayed clock signal,

a first latch circuit, coupled to the digital input circuit, receiving ^{an} the output signal from the digital input circuit in response to the second clock signal, and

a second latch circuit, coupled to the first latch circuit, receiving ^{an} the output signal from the first latch circuit in response to the third clock signal; and

an analog circuit connected to said digital circuit, receiving ^{from that/it} therefrom said one or more output signal(s), and producing one or more analog signal(s) in dependence upon the received one or more output signal(s).